where the punchthrough stoppers around t-he source and drain,edges (SD punchthrough stoppers) are formed by the upward diffusion o-f borons in the blanket implanted punchthrough stopper (substrate qrlnchthrough stopper) region. Figure 1 ( 
70nm gate length MOSFET with a new double punchthrough stopper structure has been fabricated based on a coupled drain and substrate engineering. This new device shows the reverse short channel effect in addition to the normal short channel effect which is caused by the source-drain punchthrough stopper regions. These short channel effect and the reverse short channel effect rvere suppressed by optimizing the punchthrough stopping implant and the channel implant conditions. As a result, the small size device with Zgnm gate length is successfully operated at 3V supply voltage showing a small cut-off current of lnA.
s-rv-4 nique where the anisotropic etching was initially performed to minimize the side etching and then the highly selective etching was done to minimize the reduction of the gate oxide. After poly-Si etching, the 6nm reoxide and the 20nm silicon nitride were formed in the source and drain regions. The 0.1pm thick poly-Si side wall spacer was formed also by using the two step ECR plasma etching technique. The n-, n+ and n++ regions were formed by As ion implantation. The n++ regions were useful to reduce the diffusion layer resistance. The maximum process temperature was strictly limited less than 850"C. The junction depths of n-, n+ and n++ regions were around 40nm, 80nm and 160nm, respectively.
Device Characteristics
We found that a part of borons in the punchthrough stopper region diffused into the surface of source and drain regions during reoxidation process step. Such oxidation enhanced diffusion is caused by Si self-interstitials generated during the reoxidation. We propose to fabricate a new double punchthrough stopper transistor (DPT) based on a coupled drain and substrate engineering by utilizing this oxidation enhanced diffusion. The cross-sectional view of DPT MOSFET is illustrated in Fig.1 (a) where the punchthrough stoppers around t-he source and drain,edges (SD punchthrough stoppers) are formed by the upward diffusion o-f borons in the blanket implanted punchthrough stopper (substrate qrlnchthrough stopper) region. Figure 1 ( age. Figure 3 
